

Figure 1





Figure 2






Figure 4




Figure 5




Figure 6A


802.3 HEADER	IP HEADER	PAYLOAD
16	24	24

Figure 6B

4310936

	CODEC DATA						CHECKSUM
	CSRC ID (IF ANY)		DATA				PAD
	SYNCHRONIZATIO N SOURCE ID				DATA		DATA
			P SUM				LENGTH OR TYPE
	TIME STAMP		UDP CHECKSUM				SOURCE ADDR
	SEQUENCE#		UDP LENGTH		A B C		DEST ADDR
	PAYLOAD TYPE		DEST PORT#		5 7 8 9		PREAMBLE SOF
RTP DATAGRAM	VERSION FLAGS AND CC	UDP DATAGRAM	SOURCE PORT#	IP PACKET	1 2 3 4	ETHERNET FRAME	INTER-FRAME PF GAP

Figure 8







Figure 11

Figure 12






Figure 15





Figure 16A



1730

IX Bus Quadword Bits63-58 ...Bits7 1724 1720 Frame Frame Frame 1722 msb 0 lsb TDM Data msb 0 lsb msb 0 lsb In msb 1 lsb Begins Here msb 1 lsb msb 1 lsb msb 2 lsb msb 2 lsb msb 2 lsb 1726 msb 128 lsb msb 128 lsb TDM Data msb 128 lsb RAM RAM RAM Ends Here

Figure 17

RAM8	RA	M7	RAM6		RAM5		RAM4		RAM3		RAM2		RAM1		RAM0	
Spare RAM Bank	F r a m e	Frame	F r a m e	Frame	Frame	F r a m e	F r a m e	Frame	F r a m e	Frame	F r a m e	Frame	F a m e	F r a m e	F i a i a i e i i e i i e i i e i i e i i e i i e i i e i i e i i e i i e i i e i i e i e i i e i	Fra me
L	H W Y	H W Y 0	H W Y	H W Y 0	H W Y	H W Y 0	H W Y 1	H W Y	H W Y 1	H W Y	H W Y	H W Y 0	H W Y 1	H W Y	H W Y 1	H W Y

Figure 18

IX Bus Quadword Bits63-58 ...Bits7 Frame Frame Frame msb 0 lsb TDM Data msb 0 lsb msb 0 lsb Out msb 1 lsb msb 1 lsb msb 1 lsb Begins Here msb 2 lsb msb 2 lsb $msb\ 2\ lsb$ TDM Data msb 128 lsb msb 128 lsb msb 128 lsb Out Ends Here RAM RAM RAM

Figure 19

RAM4	RAM3		RAM2		R.	AM1	RA	M0	_
Spare RAM Bank	F r a m e	F r a m e	F r a m e	Fra a m e	F r a m e	F r a m e	F r a m e	F a m e	HWY0

Figure 20